# Yixiao Du

yd383@cornell.edu

#### **LOCAL ADDRESS:**

2250 N Triphammer Rd Apt S1B Ithaca, NY, 14850 +1 607-262-1889

**Cornell University** 

#### **PERMEANT ADDRESS:**

Xinjiewangfu B5-1-101 Shijiazhuang, Hebei, China, 050000 +86 18482271921

Ithaca,

## **EDUCATION**

08/2020 -

present	<ul> <li>School of Electrical and Computer Engineering</li> <li>MS/Ph.D. in Electrical and Computer Engineering</li> </ul>	NY
08/2019 - 08/2020	Cornell University  - School of Electrical and Computer Engineering  - M.Eng. in Electrical and Computer Engineering  - Overall GPA: 4.038/4.25  - Converted to MS/Ph.D. track in 08/2020	Ithaca, NY
09/2015 - 06/2019	<ul> <li>University of Electronics Science and Technology of China (UESTC)</li> <li>School of Electronic Science and Engineering (National Exemplary School of Microelectronics)</li> <li>Bachelor of Engineering in Microelectronics Science and Engineering</li> <li>Overall GPA: 3.91/4.00</li> </ul>	Chengdu, Sichuan, China
RESEARCH	EXPERIENCE	
06/2020 - present	Computer Systems Lab, Cornell University  Graduate Research Assistant  Focusing on FPGA acceleration of sparse workloads using high-level synthesis. Interested in providing system-level solutions to sparse HPC applications.  - HiSparse: High-performance sparse linear algebra on HBM-FPGAs  Explored approaches to perform sparse matrix-vector multiplication (SpMV) on Xilinx Alveo U280 FPGA. Paper [1] appeared in FPGA'22.  - GraphLily: graph linear algebra overlay on FPGAs  Built a graph processing system using Xilinx Alveo U280 FPGA that exposes a GraphBLAS interface. Paper [2] appeared in ICCAD'21.	Ithaca, NY
06/2018 – 06/2019	<ul> <li>The Anti-irradiation Products Design Lab, UESTC         Research Assistant         Assisted in design and testing of anti-irradiation VLSI standard cells.     </li> <li>Responsible for the maintenance of lab-designed devices.</li> <li>Anti-irradiation Device Modeling and Simulation         Modeled and simulated the behavior of devices using a silicon on insulator technology. The simulated results were used in the VLSI design of anti-irradiation logic gates.     </li> <li>Programmer for Anti-irradiation PROM Devices         Upgraded a pre-designed programmer to fit the newly designed PROM devices by modifying the MCU program and replacing parts on the PCB. Also in charge of the maintenance of the PROM programmer.     </li> </ul>	Chengdu, Sichuan, China

## **PUBLICATIONS**

- [1] Y. Du, Y. Hu, and Z. Zhang, High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS: A Case Study on SpMV, *International Symposium on Field-Programmable Gate Arrays (FPGA)*, Feb./Mar. 2022.
- [2] Y. Hu, <u>Y. Du</u>, E. Ustun, and Z. Zhang, GraphLily: Accelerating Graph Linear Algebra on HBM-Equipped FPGAs, *International Conference on Computer Aided Design (ICCAD)*, Nov. 2021.

# **TEACHING EXPERIENCE**

01/2022 - 05/2022	ECE/ENGRD 2300: Digital Logic and Computer Organization, Cornell University	Ithaca, NY
00/2022	Head Teaching Assistant	111
	Received the ECE Outstanding Ph.D. TA Award	
	- Design lab assignments and exam questions	
	- Hold office hours and lab sessions	
	- Lead tutorial sessions and exam review sessions	
SELECTED	PROJECTS	
10/2019 -	FPGA acceleration of CNN-based power estimation	Ithaca,
05/2020	Cornell ECE M.Eng. Design Project	NY
	Individual project	
	- Created a workflow which integrates an RTL hardware emulator, an HLS	
	machine learning accelerator and C++ software	
	- Built a converter to format a PyTorch model into Caffe, which the accelerator accepts	
11/2018 -	Design of speech recognition system based on FPGA	Chengdu,
05/2019	Undergraduate Final Project (with thesis)	Sichuan,
,	Individual project	China
	- Designed a voice filtering, sampling, and recording system	
	- Extracted MFCC characteristics (based on FFT) and compare with pre-	
	recorded voice syllables	
	- Achieved an accuracy of 90% in simulation	
10/2017 -	Feedback suppressor using FPGAs	Chengdu,
03/2018	Project of the National Students' Platform for Innovation and Entrepreneurship	Sichuan,
	Training Program	China
	Leader of the project team	
	- Designed a feedback suppressor for low-end audio devices, such as	
	handheld speakers, to prevent howling (happens when the microphone is	
	pointed to the speaker).	
	- The core part of the suppressor was an FPGA-based digital attenuator that	
	enabled automatic gain control for audio devices.	
	- The project was rated as Excellent (top 10%) by the university.	
ACTIVITIES		Г
07/2016	Simulated start-up running contest	Fremont,
	Member of the study tour organized by the university	CA
	- Attended lectures about running a start-up	
	- The team won the 3 <sup>rd</sup> place with the idea of Graphene Battery	
09/2015 -	Design Center of the Student Union of UESTC	Chengdu,
09/2017	Member (2015 – 2016), Associative Director (2016 - 2017)	Sichuan,
	- Designed posters, banners, and magazines for the Student Union	China
	- Organized the 6 <sup>th</sup> and 7 <sup>th</sup> campus-wide microfilm contest	

## **SKILLS**

- Designing complex hardware systems using high-level synthesis
- Digital Logic and Computer Architecture, rich experience on FPGAs
- Building and testing digital hardware systems using VHDL/Verilog
- Building software programs using C, C++, or Python
- Familiar with Linux command-line prompt
- Familiar with VLSI design tools
- Design tools: Adobe Photoshop, Illustrator